-
Varun Sharma (University of Wisconsin - Madison)3/21/23, 9:00 AM
Introduction to FPGA and its architecture
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)3/22/23, 9:00 AM
FPGA: Parallelism in program execution
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)3/28/23, 9:00 AM
FPGA: Clock Frequency, Latency, Pipelining
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)3/29/23, 9:00 AM
Introduction to Vivado HLS, Setup
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/4/23, 9:00 AM
Hands-on with Xilinx's Vivada HLS, review synthesis output
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/5/23, 9:00 AM
Hands-on with Vivada HLS, Introduction to Pragmas (Array_map, Array_partition, Unroll)
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/11/23, 9:00 AM
HLS Pragmas: Allocation, Latency, Resource, Dataflow, Stable, Inline, Pipeline, Array_map, Array_partition)
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/12/23, 9:00 AM
HLS Pragma's effect on performance
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/18/23, 9:00 AM
HLS Pragmas: Loop_flatten, Loop_merge & Some good practices
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/19/23, 9:00 AM
Recommended HLS coding styles
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/25/23, 9:00 AM
LHC, CMS Level-1 Trigger, Project
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)4/26/23, 9:00 AM
Project: Re-designing RCT
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)5/2/23, 9:00 AM
Introduction to VHDL
Go to contribution page -
Varun Sharma (University of Wisconsin - Madison)5/3/23, 9:00 AM
Introduction to VHDL-contd...
Go to contribution page
Choose timezone
Your profile timezone: